“AI model architectures should adapt their connectivity to the physical hardware topology, with dense connections within a chip and progressively sparser connections over longer physical distances.”