“Future AI model architectures should adapt their connectivity to the physical hardware, with dense connections within a chip and progressively fewer connections to components that are physically farther away.”