“Systolic arrays are considered the most area- and power-efficient architecture for matrix multiplication engines in AI chips, with no known better approach.”